Senior FPGA Engineer, Verification at Radiant in El Segundo, CA

  • Company: Radiant
  • Location: El Segundo, CA
  • Job type: full time
  • Workplace: onsite
  • Posted: 2026-09-04

Apply for this role

All open roles at Radiant

Job description

About Radiant Radiant is an El Segundo, CA-based startup building the world’s first mass-produced, portable nuclear microreactors. Rising energy demand is straining the U.S. grid and driving up utility costs, emissions, and interconnection backlogs. Radiant decentralizes energy, producing power close to where it’s used. Its first reactor, Kaleidos, is a factory-built, 1-megawatt, fail-safe microreactor that can be transported by land, sea, or air and runs up to 5 years without refueling. Deployed locally without a decade-long build or permitting fight, Kaleidos provides independent power for critical infrastructure like military bases, data centers, hospitals, and remote sites. Founded in 2020, Radiant is under contract to deliver power to the U.S. Army, Air Force, Navy, and has pre-order agreements with Equinix, with deployments beginning in 2028. About the Role Radiant is seeking a Senior FPGA Verification Engineer to add to our Embedded Systems team. You will lead verification of FPGAs used in reactor safety, control, and instrumentation systems, covering safety-critical applications, sensor and actuator handling, and communication systems. This role requires close collaboration with RTL design engineers, hardware engineers, embedded software engineers, and test engineers in a cross-functional setting to ensure designs meet the rigorous demands of controlling and monitoring fission reactors. You will be a key contributor in validating the first commercial reactor design in over 50 years. Responsibilities and Duties: • Lead verification efforts for FPGA designs using SystemVerilog and UVM/OVM frameworks, from test plan development through coverage closure. • Develop and maintain automated verification testbenches for functional, regression, constrained-random, and edge-case coverage. • Define and execute verification strategies for sensor processing, serial communication, and actuator handling logic. • Collaborate directly with RTL designers and embedded software engineers to identify design intent, resolve bugs, and ensure complete functional coverage. • Recommend new tools and practices to continuously improve the FPGA verification flow. • Contribute to RTL design work as needed. Required Skills and Qualifications: • Bachelor's degree in computer engineering, electrical engineering, or a related field. • 7+ years of FPGA verification experience with significant depth in functional verification. • Expert proficiency in SystemVerilog and UVM-based verification methodologies. • Strong understanding of FPGA verification flows — simulation, coverage analysis, and regression management. • Experience verifying multi-clock domain designs. • Familiarity with serial communication protocols such as UART, SPI, and I2C. • Familiarity with Ethernet as well as AXIS and APB buses. Desired Skills and Qualifications: • Experience with the Microchip PolarFire SoC platform. • Experience with JASPER or similar verification tool. • Proficiency with Linux and TCL/bash shell scripting. • Excellent documentation skills and demonstrated ability to work in multidisciplinary engineering environments. Additional Requirements: • Must be willing to work extended hours and weekends as necessary to accomplish our mission. • Must work 100% onsite at El Segundo headquarters. Benefits and Perks • Stock: Substantial incentive stock plan for all full-time employees. • Medical: 100% up to base silver level plan for employee + 50% dependents, offers up to Platinum plans. • One Medical: Sponsored memberships for employees and their dependents. • Vision: 100% top tier plan coverage + 50% for dependents. • Dental: 100% top tier plan coverage, orthodontia extra, 50% for dependents. • Voluntary life, accident, hospital, critical illness, commuter and FSA/HSA are offered as employee contributed benefits. • 8-weeks of paid parental leave for all parents. Additional paid pregnancy leave for CA employees. • Daily catered lunch. Free snacks and drinks. • Flexible PTO poli

Senior FPGA Engineer, Verification on JobPost.